

Application No.: 10/047,758

Docket No.: JCLA7847

In the drawings:

Fig.1 and 2 are so amended to be added block symbols including network terminal (NT1), trunk (T), central office (CO), terminal equipment (TE), subscribe interface(S), generic circuit interface (GCI). Moreover, the Fig.1 is amended with a legend "Prior Art." Blocks with reference numerals 420, 422, 416 and 418, as shown in Fig.4, are also amended as instructed by the Examiner.

Application No.: 10/047,758

Docket No.: JCLA7847

REMARKS**Present Status of the Application**

Claims 1-13 are pending of which the claims 1, 3-4, 6 and 10 have been amended without prejudice or disclaimer in order to more explicitly describe the claimed invention. Moreover, Figs. 1, 2 and 4 are amended as instructed by the Examiner. It is believed that no new matter is added by way of amendments made to claims or otherwise to the application. For at least the foregoing reason, Applicants respectfully submit that claims 1-13 patentably define over prior art of record and reconsideration of this application is respectfully requested.

Discussion for objections to specification

In the ABSTRACT line 6 replace the word "truck" with "trunk."

In response thereto, applicant amended the "ABSTRACT," as instructed by the Examiner, in which the word "truck" is replaced with "trunk."

Application No.: 10/047,758

Docket No.: JCLA7847

Discussion for objections to drawings

With respect to Fig.1 and fig.2, the drawings fail to show network terminal (NT1), trunk (T), central office (CO), terminal equipment (TE), subscribe interface(S), generic circuit interface (GCI). With respect to Fig.4, some items need to be corrected.

In response thereto, Fig.1 and 2 are so amended to be added block symbols including network terminal (NT1), trunk (T), central office (CO), terminal equipment (TE), subscribe interface(S), generic circuit interface (GCI). Moreover, the Fig.1 is amended with a legend "Prior Art." Blocks with reference numerals 420, 422, 416 and 418, as shown in Fig.4, are also amended as instructed by the Examiner.

Discussion for objections to claims

Claims 1, 3, 4 and 10 are objected because of their informalities.

In response thereto, applicant appreciates the Examiner's pointing out the preceding informalities. Thus, the claims 1, 3, 4 and 10 are so amended to eliminate their informalities.

Application No.: 10/047,758

Docket No.: JCLA7847

Discussion for rejections to claims under 35 U.S.C. 112

Claims 1-5 are rejected under 35 U.S.C. 112, 2nd paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which the applicant regards the invention.

In response thereto, the claim 1 is so amended to delete the word "manner" in order to more clarify claimed subject matter. Furthermore, as the limitation "indication" in line 12 in the claim 1 has no antecedent, however, the limitation "indication" is typographical error and accordingly deleted. With respect to the limitation "DPLL circuit" in line 5 in the claim 8 has no antecedent, actually, the limitation "DPLL circuit" is amended to be "each of the trunk chips comprises a DPLL circuit" to overcome rejection on the grounds of lack of antecedent.

Discussion for rejections to claims under 35 U.S.C. 112

Claims 1-5 are rejected under 35 U.S.C. 112, 1st paragraph, as being failing to comply with the enablement requirement.

Claim 1 recited here in part:

a plurality of priority selection circuits that are connected to each other as a daisy chain circuit for sending out a frame-synchronization clock output signal and a data clock output signal;

Application No.: 10/047,758

Docket No.: JCLA7847

a plurality of trunk chips that are connected to a network terminal via a trunk interface, and then connected to a central office via the network terminal for receiving the frame-synchronization clock output signal and the data clock output signal. It is not clear from the drawings and/or specification what constitute "priority selection circuit" and "trunk chips."

In response thereto, from paragraph [0007], there discloses "Each priority selection circuit of an embodiment according to the present invention comprises a DPLL that is collocated on the chip of the ISDN PBX that is capable of automatically choosing the synchronization clock source." Accordingly, the preceding disclosure inherently discloses that each of the trunk chips comprises each priority selection circuit." Thus, the claim 1 is so amended to include a limitation of "wherein each trunk chip comprises one of the plurality of priority selection circuits."

Application No.: 10/047,758

Docket No.: JCLA7847

Discussion for rejections to claims under 35 U.S.C. 112

Claims 6-13 are rejected under 35 U.S.C. 112, 1st paragraph, as being failing to comply with the enablement requirement.

Claims 6 and 10 recited here in part:

when one external line is called, the priority selection circuits choose a priority selection circuit and a trunk chip having the highest priority, from the priority selection circuits and the trunk chips, and activate a layer 1 of the trunk chip to provide a synchronization clock source that is synchronous to a central office.

It is not clear from the drawings and/or specification how the "priority selection circuit choose a priority circuit "and "which "chip is being chosen (trunk chip or subscribe chip."

In response thereto, applicant traverses the preceding arguments based on the following explanation. First of all, as to "which "chip is being chosen (trunk chip or subscribe chip," from the sentence of "the priority selection circuits choose a priority selection circuit and a chip having the highest priority, from the priority selection circuits and the trunk chips," as claimed in the amended claims 6 and 10, the phrase "a chip" should be amended to be "a trunk chip" because it is chosen from the trunk chips. Regarding how the "priority selection circuit choose a priority circuit," as the claims 6 and 10 are so amended to include a limitation of "the priority

Application No.: 10/047,758

Docket No.: JCLA7847

selection circuits connected to each other as a **daisy chain circuit**,” as claimed in the amended claims 6 and 10, the daisy chain circuit has a conventional characteristic that it automatically enables one of priority selection circuits and trunk chips with the highest priority, and disables the others. In other words, the daisy chain circuit can automatically **chooses** a priority circuit and a trunk chip with the highest priority and then activates a layer 1 of the trunk chip so as to provide a synchronization clock source that is synchronous to a central office. The preceding explanation is also supported in the disclosures in paragraphs [0021], that is “If the XCI of the chip (M) is 0, i.e. the $XCI(M)=0$. It means among the chip (M-1), chip (M-2), ..., chip (1) that has a higher priority than the chip (M), a layer 1 of one of the chips is already in the enable state and it is activated to have the ACTL1 signal of this chip equal to 0. It also means that this chip is chosen to provide the reference synchronization clock source.” In other words, when $XCI(M)=0$, the priority selection circuits connected to each other as a daisy chain circuit can automatically choose a priority chip and a truck chip with the highest priority and then enable it to activate the layer 1 of the trunk chip.

Regarding what constitutes “layer 1,” the layer 1 as disclosed in the specification and claims 6 and 10, is referred to as “ITU 1.430 protocol.

Application No.: 10/047,758

Docket No.: JCLA7847


CONCLUSION

For at least the foregoing reasons, it is believed that all the pending claims 1-13 of the present application patently define over the prior art and are in proper condition for allowance. If the Examiner believes that a telephone conference would expedite the examination of the above-identified patent application, the Examiner is invited to call the undersigned.

Respectfully submitted,
J.C. PATENTS

Date: 10/5/2006

4 Venture, Suite 250
Irvine, CA 92618
Tel.: (949) 660-0761
Fax: (949)-660-0809



Jiawei Huang
Registration No. 43,330

Annotated Marked-up drawing




FIG. 1 (PRIOR ART)

Annotated Marked-up drawing




FIG. 2

Annotated Marked-up drawing




FIG. 4